

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS P.O. B.A.145
A. evandata. Augusta 22313-145
WWW.uspix.gov.

APPLICATION NO	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO	CONFIRMATION NO
10 671,473	09/29/2003	Yoshimasa Yagishita	107337-00053	7967
4372 75	940 - 05 04 2005		EXAMINER	
ARENT FOX PLLC			PHAM, LY D	
1050 CONNECTICUT AVENUE, N.W. SUITE 400			ART UNIT	PAPER NUMBER
WASHINGTON, DC 20036			2827	
			DATE MAILED: 05-04-2005	

Please find below and or attached an Office communication concerning this application or proceeding.

	Application N	o. Applicant(	(e)			
	• •	.,				
Office Action Summary	10/671.473	YAGISHIT.	AETAL			
Office Action Summary	Examiner	Art Unit				
	Ly D. Pham	2827				
The MAILING DATE of this community Period for Reply	cation appears on the cov	er sheet with the corresponde	ence address			
A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNI  - Extensions of time may be available under the provisions after SIX (6) MONTHS from the mailing date of this comm  - If the period for reply specified above is less than thirty (30)  - If NO period for reply is specified above, the maximum state  - Failure to reply within the set or extended period for reply Any reply received by the Office later than three months a earned patent term adjustment. See 37 CFR 1.704(b).	CATION. of 37 CFR 1.136(a). In no event, ho unication. D) days, a reply within the statutory r stutory period will apply and will expi will, by statute, cause the application	owever, may a reply be timely filed minimum of thirty (30) days will be considere SIX (6) MONTHS from the mailing date in to become ABANDONED (35 U.S.C. §	e of this communication 133).			
Status						
1) Responsive to communication(s) file	d on <i>01 March 2005</i> .					
	2b)⊠ This action is non-fi	inal.				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) ☐ Claim(s) 4-10 is/are pending in the a 4a) Of the above claim(s) is/are 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 4-10 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restrict	re withdrawn from conside					
Application Papers						
9) ☐ The specification is objected to by the 10) ☑ The drawing(s) filed on 29 September Applicant may not request that any object Replacement drawing sheet(s) including 11) ☐ The oath or declaration is objected to	$\frac{2r}{2003}$ is/are: a) $\square$ acception to the drawing(s) be he the correction is required if	eld in abeyance. See 37 CFR 1.8 the drawing(s) is objected to. Se	85(a). ee 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachment(s)						
1. Notice of References Cited (PTO-892) 2. Notice of Draftsperson's Patent Drawing Review (P 3. Information Disclosure Statement(s) (PTO-1449 or Paper Nots) Mail Date  3. Patentary Tapenary Office	TO-948;	Interview Summary (PTO-413) Paper Noisi Mail Date Notice of Informal Patent Applicat Other	tion :PTO-152:			

Application/Control Number: 10/671.473 Page 2

Art Unit: 2827

## **DETAILED ACTION**

1. Applicant's Request for Continued Examination. RCE, filed March 01, 2005 has been entered. Claims 1 – 3 have been cancelled. Claims 4 and 9 have been amended.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 4 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Haraguchi (US Pat 6,178,127 B1) in view of Lee (US Pat 6,735,727 B1).

Regarding **claim 4**, Haraguchi discloses a semiconductor memory device with a plurality of subblocks each including a drive circuit and a memory array (col. 2, lines 29 – 41, "... row decoder provided commonly to memory sub-blocks ..."), the device comprising:

an address input circuit for receiving an address signal input (fig. 1, address buffers 2, 3, 4):

a drive circuit for driving the plurality of subblock in compliance with the address signal (fig. 1, block selector 1):

a signal line for connecting the address input circuit and the drive circuit (fig. 1. signal lines with arrow heads showing signal directions):

Art Unit: 2827

a defective line information store circuit for storing information showing defective lines in a plurality of subblocks according to subblocks (col. 2, lines 7 - 15): and

a redundant circuit for substituting other lines including a redundant line for a defective line in each of the plurality of subblocks on the basis of information stored in the defective line information store circuit (fig. 10, redundant column decoders 933a/933b, col. 2, lines 16-24);

a supply circuit for supplying information stored in the defective line information store circuit to the redundant circuit via the signal line (fig. 2, defective information from RAP circuit is supplied to redundant column signal lines via <u>multiplexer</u>--supply circuit).

Although Haraguchi did not clearly show the redundant circuit including a storage circuit for storing the information supplied from the defective line information store circuit, and makes the substitution on the basis of the information stored in the storage circuit, as further entailed in the amended claim 4, however, the feature has been shown by Lee (fig. 4. redundancy selection circuit 300 has defective address storage block similar to 32 of fig. 3. See also col. 6, lines 5 – 12. Note that redundancy selection circuit as shown for defective columns is well known in the art as equally applicable to rows, depending on design approach). Therefore, it is considered obvious to one of ordinary skill in the art, at the time the invention was made, to include the feature shown by Lee to the disclosure by Haraguchi, so that defective redundant memory cells can be tested without limitation and reduce test time (col. 3, lines 22 – 28).

Art Unit: 2827

Regarding **claim 5**. Haraguchi also teaches the semiconductor memory device according to claim 4. wherein each memory block BK1 includes memory sub-blocks 910a and 910b (col. 2, lines 29 – 33), each memory blocks includes one redundant column and each is provided with replacement column address program circuits RAP1 – RAPn (col. 2, lines 7 – 15). Therefore, each replacement column address program circuit RAP is shared among the memory sub-blocks, and providing independent defective column repair from other memory blocks (col. 2, lines 16 – 24).

Regarding **claim 7**, Haraguchi also teaches the semiconductor memory memory device according to claim 5, wherein each of the plurality of subblocks is divided into a plurality of sections, wherein the redundant circuit performs a redundant process in each of the plurality of sections (fig. 1 shows a plurality of memory blocks, corresponding to the claimed sub-blocks, each with a plurality of sub-block of figs. 16 and 17B, corresponding to the claimed sections, each has a redundant process, RIP1 – RIPN for the sub-blocks/sections).

Regarding claims 6, 8, 9, and 10, although Haraguchi did not clearly show the semiconductor memory device according to respective claims 5, 4, and 9, featuring specific locations of parts, however. Haraguchi has demonstrated circuit design with arrangement/locating for allowing efficient use of redundant column for reduced circuit area without increasing chip size (abstract). Therefore, it is considered obvious to one of ordinary skill in the art, at the time the invention was made, to arrive at a design arrangement of parts, which how are claimed are only in particular, since it has been

Application/Control Number: 10/671.473 Page 5

Art Unit: 2827

held that rearranging parts of an invention involves only routine skill in the art. *In re Japikse*, 86 USPQ 70.

## Conclusion

- 4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 5. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the date of this letter. Failure to respond within the period for response will cause the application to become abandoned (see MPEP 710.02(b)).
- 6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ly D. Pham whose telephone number is 571-272-1793. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor. Hoai Ho can be reached on 571-272-1777. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/671.473 Page 6

Art Unit: 2827

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Ly Pham April 26, 2005

HOAIHO
PRIMARY EXAMINER